Low Power PLAs
نویسندگان
چکیده
A method to reduce the power dissipated by PLAs is presented in [3]. This method is addressing both static and dynamic PLAs. The objective is to minimize the number of literals and product terms of a logic function. However, [3] concluded that the static power dissipation of the NOR gates is the dominant power dissipation, and the optimization proposed cannot decrease significantly the power dissipated by static PLAs.
منابع مشابه
PLA Minimization for Low Power VLSI Designs
In this paper we study the problem of optimizing the two-level representation of a Boolean function in order to minimize power consumption in PLAs. We first give power models used to estimate the power consumption in pseudo-NMOS and dynamic PLAs. Using these power cost functions we then prove that a minimum power solution for dynamic PLAs consists only of prime implicants of the function. For p...
متن کاملSimulation Based Architectural Power Estimation for PLA - Based
We present an architectural power simulation technique for PLA-based controllers. The contributions of this work are (1) a simple but eecient power characterization of PLAs; and (2) a strategy for developing a simulatable power model from the input description. Node Switching Capacitance (nsc) of a sub-component (such as and plane) in a PLA is the average capacitance switched by a node in the s...
متن کاملConfigurations for IDDQ-Testable PLAs
widely used in integrated circuits because they provide a simple, automated way of implementing complex Boolean functions. Often, microprocessors use PLAs to implement such functions as instruction decoding. 1,2 In its simplest form, a PLA is a highly uniform structure capable of implementing any Boolean function expressed in the sum-of-products form. The PLA structure consists of an AND plane ...
متن کاملAnalog-Digital Partitioning for Low-Power UWB Impulse Radios under CMOS Scaling
Ultra-wideband (UWB) impulse radios show strong advantages for the implementation of low-power transceivers. In this paper, we analyze the impact of CMOS technology scaling on power consumption of UWB impulse radios. It is shown that the power consumption of the synchronization constitutes a large portion of the total power in the receiver. A traditional technique to reduce the power consumptio...
متن کاملA Low-Power Reduced Kick-Back Comparator with Improved Calibration for High-Speed Flash ADCs
A novel low-power kick-back reduced comparator for use in high-speed flash analog-to-digital converters (ADC) is presented. The proposed comparator combines cascode transistors to reduce the kick-back noise with a built-in threshold voltage to remove the static power consumption of a reference. Without degrading other figures, the kick-back noise is reduced by a factor 8, compared to a previous...
متن کامل